Design and performance analysis of Subtractor using 2:1 multiplexer using multiple logic families