Power-Delay-Product, Area and Threshold-Loss Analysis of CMOS Full Adder Circuits